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ABSTRACT
Arja, Pushpak Vasanth Rayudu. MSEE, Department of Electrical Engineering, Wright State University, 2015. A Reconfigurable SPICE-Based CMOS LNA Design in 90 nm Technology Using
ADS RFIC Dynamic Link.

In this thesis, a reconfigurable dual band CMOS LNA with a switching-type circuit
topology is proposed. The reconfigurable dual-band LNA can be tuned to operating frequency of either 1.575 GHz for global positioning system (GPS) or 2.4GHz for WLAN
802.11b standards. The simulated results performed power gain of 11.2 dB and 12.4 dB,
noise figure of 3.4 dB and 2.9 dB, input return loss(S11) of -25.26 dB and-21.4 dB, thirdorder input intercept point of -3.12 dBm and -2.137 dBm and the design dissipates 8.9 mW
and 4.68 mW of power at 1.2 V power supply at the two frequency bands 1.575 GHz and
2.4 GHz, respectively.
A simple but eﬃcient design methodology for a low noise amplifier is also presented
in this thesis. This employs a design metric(cut oﬀ ’or’ transit frequency, ft) to achieve
optimum performance based on quick first order design space exploration. The simulated
results for the two designs with input frequency of 2.4 GHz show power gain of 26 dB and
20.3 dB, and noise figure of 1.5 dB dB and 2.48 dB, an input return loss (S11) of -32.57
dB and -26.63 dB and the 1 dB compression point of -3.12 dBm and -2.137 dBm and the
design dissipates 6 mW and 600 uW of power at 1.2 V power supply at the higher (24 GHz)
and lower (5 GHz) transit frequencies, respectively.
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Introduction
Wireless communication applications are massively evolving. Countless intensive explorations on CMOS radio frequency (RF) front end circuits are being carried out, in respond
to the demand for a low power and low cost with high performance wireless front end. The
low-noise amplifier (LNA) is a critical block in the receiver chain used to amplify very
weak signals without adding a lot of noise, as the name implies. By employing an LNA,
the overall outcome of noise figure resulting from the subsequent stages of the receiver
chain can be minimized by having suﬃcient gain of the LNA. While the LNA itself also
adds some noise to the received signal, it is very crucial that this LNA injected noise is
as minimum as possible to felicitate proper retrieval of the signal in the later stages of the
system [1].
Fig. 1.1 represents the simplified block diagram of an RF Narrow-Band Receiver [2]
[6]. An antenna is present as a first block it receives the input message signal. The band
select filter is used to select the desired narrow bandwidth from the signal received by the
antenna. A LNA then amplifies the filtered low level input signal. The amplified signal
may consist undesirable frequency components due to the non-linear components of the
LNA. Typically due to the limitations in the implementation of ADC it operates at a lower

1

Figure 1.1: Simplified Narrow-Band RF Receiver [1] [2].
frequency range comparable to the input RF range, therefore one needs a mixer to down
convert the received RF signal. Therefore, the high Radio Frequency filtered signal is then
down converted into an intermediate frequency with the aid of an local oscillator and a
mixer in order to facilitate the operation of the analog to digital converter(ADC). This is
also referred to as demodulation. The digital signal processor is then used to process the IF
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or Base-Band signal.

1.1 Motivation
Let’s consider an amplifier shown in Fig. 1.2 with a power gain A p and an input reﬀered
additive noise Na . Furthermore, let’s also suppose that its input and the output are matched
to 50 Ω.

Figure 1.2: Simplified Narrow-Band RF Amplifier [2] [1].

The noise factor is defined as follows:

F=

T otal

T otal output noise power
output noise power due to source

alone

(1.1)

If we consider the above case shown in Fig. 1.2 the noise factor of the above single
stage turns out to be,

F=

A p (N s + Na )
A p Ns
3

(1.2)

=1+

Na
Ns

(1.3)

Here, Na and N s are the signal power of input referred additive noise and noise power
due to source, respectively. And Ap is the power gain. Let the signal power at the input be
S.
The next step is to cascade several of these amplifiers as represented in Fig. 1.3.

Figure 1.3: Cascaded Amplifier stages [1] [2] .

Now, lets apply the basic definition of the noise figure and figure out the total noise
figure of the overall cascade structure.

Nout = (N s + Na1 )

n
∏

A pi + Na2

i=1

n
∏

A pi + ........... + Nan A pn

(1.4)

i=2

Now, the output noise power due to N s alone is given by Eq. (1.5),

Nout (N s ) = N s

n
∏

A pi

i=1

So the noise figure for overall topology turns out to be (1.6),
4

(1.5)

F=

F =1+

Nout
Nout (N s )

Na1
Na2
Na2
+
+ ....... ∏n
Ns
A p1 N s
i=1 A pi N s

(1.6)

(1.7)

Bearing in mind that the noise factor is measured at the output. Lets modify the above
Eq. (1.7) a little as shown by Eq. (1.9), Here F1, F2, F3, F4, .... Fn are the noise factors
measured(or defined )for each individual cascaded blocks if one assume them being at the
input block and themselves alone being the entire system(only that particular cascaded
system is present)

F = 1 + (F1 − 1) +

F = F1 +

(F2 − 1) (F3 − 1)
(Fn − 1)
+
+ ....... ∏n
A p1
(A p1 A p2 )
i=1 A pi

(F2 − 1) (F3 − 1)
(Fn − 1)
+
+ ....... ∏n
A p1
(A p1 A p2 )
i=1 A pi

(1.8)

(1.9)

From the above expression we can conclude that the noise factor of the first stage
amplifier directly adds, which should be obvious by now. But for the later stages it should
Be intuitively appealing that the source noise is already gained till that stage and when
compared with the noise generated by the preceded system alone with the already gained
source noise it appears to be too small and the same is manifested in the above expression
as, noise factor being degraded by a factor of the total gain products till that stage.
As the low-noise amplifier (LNA) is the first stage amplifier in the communication
system’s receiver chain it thus poses a design challenge.
5

1.2 Objective
• A design methodology for a reconfigurable LNA which can operate in two frequency
bands (2.4 , 1.57 Ghz) is proposed.
• RFIC Dynamic link is used to obtain the component values for the proposed reconfigurable design.
• A SPICE based design methodology for a LNA is also proposed in this thesis for an
eﬃcient and accurate design.

1.3 Organization of thesis
The following section in this Chapter 1 describes the basic concepts employed in characterizing the performance of LNA. Chapter 2 deals with few existing reconfigurable LNAs and
then explains the proposed design methodology for a multi-standard reconfigurable LNA.
Chapter 3 discusses a simple design approach which is based on SPICE plots for the design
of an eﬃcient LNA. And Chapter. 4 concludes this thesis work.

1.4 Basic Concepts in LNA Design
As the low noise amplifier is a critical block in the receiver chain, proper metrics should
be chosen and studied carefully in order to characterize its performance. This section deals
6

with general concepts that prove essential for analysis and design of low noise amplifier.

1.4.1 Impedance Matching and Noise Figure

1.4.2 S-Parameters
The impedance matrix (Z parameters) and admittance matrix (Y parameters) are usually
employed in characterizing the impedance and admittance of a two port network operating
at low frequencies. But for a network operating at high frequencies these two methodologies are inadequate. However, one can employ Scattering or S-parameter analysis. In
such case the relationship between the reflected, incident power waves and the S-parameter
matrix is given by the S-parameter matrix (1.10) [3]:

Figure 1.4: S-parameter for two port network [3].

Here, a1 and a2 are incident waves; b1 and b2 are reflected waves. Two-port network
shown in Fig. 1.4 represents incident waves a1 , a2 and reflected waves b1 , b2 used in s-

7

parameter analysis.


 
 

 
 
 b  S
 
 1   11 S 12   a1

 = 
 × 

 
 
 b2  S 21 S 22   a2









(1.10)

Equation representation of the matrix (1.10) is as follows:

b1 = S 11 a1 + S 12 a2

(1.11)

b2 = S 21 a1 + S 22 a2

(1.12)

S 11 =

b1
a1

a2 =0

S 12 =

b1
a2

a1 =0

S 21 =

b2
a1

a2 =0

S 22 =

b2
a2

a1 =0

Each 2-port S-parameter has the following generic descriptions:
• S 11 is the input port voltage reflection coeﬃcient
• S 12 is the reverse voltage gain
• S 21 is the forward voltage gain
8

(1.13)

(1.14)

(1.15)

(1.16)

• S 22 is the output port voltage reflection coeﬃcient.

1.4.3 Reflection Coeﬃcient (S 11 )
The ratio of the reflected signal, b1 , to the incident signal, a1 in (1.13), is the reflection
coeﬃcient which can also be expressed as (1.17) [4].

Re f lection Coe f f icient(S 11) =

Zin − Z s
Zin + Z s

(1.17)

The amount of reflection done to the incident signal is indicated by S11 in (2.9). Here,
Zin is the input impedance of the amplifier and Z s is the source impedance. If the source
impedance is not matched with the load impedance, what comes into picture is the reflection. Signal which is incident into the amplifier gets reflected and goes back and produces
multiple reflections. As the output resistance of the antenna is 50Ω, one need to match the
input of the LNA to 50Ω to have the amplification done to the complete incident signal.
The second thing which might happen is, usually there exists a band select filter in
between the antenna and the LNA. The design complexity with the band select filter arises
from the fact that it will be oﬀ chip typically. Furthermore it is going to assume well
’matching’ at the input and the output of itself. Now if the output is not well matched the
characteristics of the filter changes and the losses may be diﬀerent. Due to this, the filtering
action might be diﬀerent.
Bottom line is, one need to match the input of the LNA to 50Ω to make sure that the
above problems are minimized. Proper techniques need to be figured out in order to get
9

50Ω input impedance. Furthermore, 50Ω impedance match also allows to simultaneously
the conjugate power match, because impedance is purely real. Resulting in optimal power
transfer, hence satisfying the system specifications.
Let’s look at some cases in which impedance matching is done in various ways.

Direct resistor matching

Figure 1.5: Resistor input match with common source stage [5].

If the input is simply terminated with a resistor of 50Ω (R1 ) and considering the input
gate capacitance is low at the operating frequencies as shown in Fig. 1.5. Then the noise
factor due to this termination is given by the following expression (1.18) [5].

F =2+

4γ 1
.
α gm R s

10

(1.18)

NFmin = 3 dB

(1.19)

Where, gm is the transconductance, R s is the source resistance, γ and α are constants
in Eq. (1.18)
For low frequencies, a capacitor acts as a high impedance and fairly R s is equal to R1
in a broadband range. But the disadvantage is that the input voltage is dropped by half.
This kind of termination adds a minimum of 3 dB noise figure as shown in (1.19), which is
not accepted in sub-dB applications.

Common gate amplifier
Considering a common gate configuration as shown in Fig. 1.6, the impedance matching
can be done by choosing R s = 1/gm . But in this case, the power dissipation would be high
as we need a high value gm to get 1/gm = 50 Ω. The minimum noise figure in this case is
higher than that of the resistive terminated common source amplifier.
Then the noise factor due to this termination is given by the following expression
(1.21) [5].

F =1+

γ 4R s
+
α RD

(1.20)

Here, R s is the input source signal, RD is the parasitic resistance of the drain inductor LD
[5].
NFmin = 2.2 dB
11

(1.21)

Figure 1.6: Resistor input match with common gate stage.
Inductive source degenerated common source amplifier
Typically, many narrow band LNA designs utilize inductively source degenerated common
source topology as seen in Fig. 1.7, as it has been proven to be a finer choice for obtaining
optimum noise and good resistive input matching simultaneously.
The input impedance for this configuration is given by (1.22) [6]




(gm1 )L s
1

+ j ωH (L s + Lg ) −
Zin =
Cgs1
ωH (Cgs1 )

(1.22)

Where, Cgs1 is the gate to source capacitance of M1 in Fig. 1.7. By Tuning Lg , L s and

12

Figure 1.7: Schematic of the conventional LNA input stage.
Cgs1 such that the imaginary term equals to zero at the input frequency. One can get the real
term equal to 50 Ω without actually using any resistor. This also provides simultaneous
power matching. This kind of configuration is most widely employed for designing the
narrow band LNAs.
The noise factor due to this configuration is given by the following expression (1.23).

F = 1 + γgm R s (

ωo 2
)
ωT

(1.23)

The minimum noise figure of this topology can be as low as 0.5 dB [6]. Comparing the
minimum noise factors obtained in (1.19), (1.21) with that of the common source tells that
13

it is preferable to choose common source for the narrow band designs.

1.4.4 Linearity
Linearity is another key metric in the LNA design. The relation between input and output
of a non-linear system is generally approximated as follows [6].

3
2
xout (t) = A1 xin (t) + A2 xin
(t) + A3 xin
(t) + ......

(1.24)

Consider a two tone signal given by (1.25).

xin (t) = x1 cos(ω1 t) + x2 cos(ω2 t)

(1.25)

Linearity is usually characterized by using two parameters, third order intercept point,
IIP3 and 1dB compression point, P1dB. Generally, a two tone signal shown in (1.25) is
considered as an input with ω1 and ω2 as fundamental frequency terms. and then applied
to the non-linear system modeled by equation (1.24). The square terms and cubic terms
on expansion results in frequency components which are not harmonics of the fundamental
tones and are known as inter modulation components [6].
If the system considered is a complete linear system, then the output consists only
terms represented by (1.26)

A1 xin (t) = A1 [x1 cos(ω1 t) + x2 cos(ω2 t)]

14

(1.26)

But usually the systems considered cannot be completely linear and contains the following square and cubic terms shown in (1.27) and (1.28) [6].
The minimum noise figure in this case can go as low as 1 dB based on the chosen cut
oﬀ frequency, which will be explained in much detailed in further sections.

2
(t) =
A2 xin

A2 x12
[cos(2ω1 t) + 1]
2
A2 x22
+
[cos(2ω2 t) + 1]
2

(1.27)

+ A2 x1 x2 [cos(ω1 + ω2 )t + cos(ω1 − ω2 )t]

3
A3 xin
(t) =

A3 x13
[cos(3ω1 t) + 3cos(3ω1 t)]
4
A3 x23
+
[cos(3ω2 t) + 3cos(3ω2 t)]
4
3
+ A3 x1 x22 [2cos(ω1 t) + cos(2ω2 + ω1 )t + cos(2ω2 − ω1 )t]
4
3
+ A3 x12 x2 [2cos(ω2 t) + cos(2ω1 + ω2 )t + cos(2ω1 − ω2 )t]
4

(1.28)

The output voltage contains the following frequency components:
• fundamental components ω1 and ω2 ;
• harmonics of the fundamental components 2ω1 , 2ω2 , 3ω1 , 3ω2 , . . .
• intermodulation products ω2 ω1 , ω1 +ω2 , 2ω1 ω2 , 2ω2 ω1 , 2ω1 +ω2 , 2ω2 +ω1 , 3ω1 2ω2 ,
3ω2 2ω1 , . . . .
It can be observed from (1.27) and (1.28) that the second order intermodulation terms
has components at ω1 +ω2 , and ω1 −ω2 frequencies. While, the third order intermodulation
terms has components at 2ω1 ± ω2 , and 2ω2 ± ω1 frequencies.
15

IIP3
Out of all these frequencies, the third-order inter modulation (IM) components is of importance due to the fact that they lie closer to the fundamental frequency components and it is
not possible to filter them out. Measuring the relative strength of these signals is helpful in
categorizing the eﬀect of these IM products on the desired output.
If the input amplitude increases the output amplitude of the IM components increases
more sharply as they are proportional to A3 in Eq. (1.28). (A = x1 = x2 , being the
amplitude of the two input tones in espression (1.25 ). As a result if the amplitude of the
input is allowed to raise without imparting any constraint.
√
AIIP3 =

4 A1
3 A3

(1.29)

At a particular value of the input amplitude represented as (AIIP3 ) amplitude of the IM
components eventually matches with that of the fundamental tones at the output. The magnitude of that AIIP3 given by (1.29) serves as an upper limit for the input magnitude. On the
other hand, if the input magnitude, A is excessively small, then the output IM components
become comparable with the noise floor of the output spectrum.

A1dB
Depending upon the sign of the amplitude, A3 in Eq. (1.27) in the third order term of the
expanded series, it causes either expansion or compression to the overall gain. Usually it
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is negative. As a result when the input amplitude increases, the output amplitude reaches
saturation, causing amplitude gain compression. The point at which the amplitude gain of
the amplifier deviates from the extrapolated ideal linear amplifier by 1 dB is called the 1-dB
compression point.
To calculate the input 1-dB compression point, we equate the compressed gain, A1 +
3
A A2
,
4 3 in,1dB

to 1 dB less than the ideal gain, A1 [6] :

3
20log A1 + A3 A2in,1dB = 20log|A1 | − 1dB.
4

(1.30)

It follows that,

20log 1 +

3 A3 2
A
= −1dB.
4 A1 in,1dB

(1.31)

√
A1dB =

4 A1
3 A3

(1.32)

1.4.5 Noise Analysis
For the noise analysis purpose, let’s consider the standard CMOS noise model as shown in
Fig. 1.8 [7]. The dominant noise source in CMOS devices is the channel thermal noise.
This source of noise is commonly modeled as a shunt current source in the output circuit
of the device. [8] [9] [10].
The noise figure of the LNA can be computed by carefully examining the input equiv-
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Figure 1.8: Common source input equivalent circuit model for noise calculations
alent circuit shown in Fig. 1.8. In this equivalent circuit, the channel thermal noise is
represented by id,rms , the gate resistance of the MOSFET (M1) is represented by Rg , the
input source resistance is represented by R s and RLg represents the parasitic resistance of
the inductor Lg .
Let V s,rms , VL,rms and Vg,rms be the root mean squared noise source representing the
noise due to the 50 Ω input source resistance, parasitic resistance of the inductor Lg and
gate resistance of the MOSFET M1, respectively.
Careful observation into the input section of Fig. 1.8 indicates that the inductor Lg , L s
forms a series resonant circuit with the gate-source capacitance Cgs1 of M1, therefore the

18

eﬀective transconductance is given by(1.33) [7]. Where Qin is the eﬀective of the amplifier
input circuit, R s and RLg represents the parasitic resistance of the inductor Lg , ωT is the
angular cut-oﬀ frequency and ωo is the angular input frequency.

Gm = gm1 Qin =
=

gm1
ωoCgs (R s + RLg + Rg + ωT L s )

ωT
ωo (R s + RLg + Rg + ωT L s )

(1.33)

(1.34)

RLg and Rg can be neglected as they would be very small relative to (R s + ωT L s ). Therefore,

Gm = gm1 Qin =

ωT
ωo (R s + ωT L s )

(1.35)

As the output drain current is proportional to the input voltage on Cgs of M1, output
current due to these three resistive noise sources in a 1 Hz bandwidth is given by

2
2
2
2
= Iout,R
+ G2m (VL,rms
+ Vg,rms
)
Iout1
s

(1.36)

Let Iout,Rs be the output drain current due to the 50 Ω input source resistance alone.

2
2
Iout,R
= G2m (V s,rms
)
s

(1.37)

2
2
2
2
)
+ Vg,rms
+ VL,rms
Iout1
= G2m (V s,rms

(1.38)

2
Iout1
= G2m 4KT (R s + RLg + Rg )

(1.39)

19

2
As the source is inductively degenerated by L s . Output drain current, Iout2
due to the

channel thermal noise of the MOSFET M1 alone in a 1 Hz bandwith in this configuration
is given by

Iout2 =
But for a series resonance

gm1 L s
Cgs

Id,rms
1+

gm1 L s
Cgs R s

(1.40)

= R s at resonant frequency, resulting

Iout2 =

Id,rms
2

√
Id,rms = 4KT γgdo

2
Iout2

=

2
Id,rms

4

= KT γgdo

(1.41)

(1.42)

(1.43)

The total noise factor for an amplifier can be defined as (1.44) evaluated at, T = 290
K. [8] [9]
F=

2
2
Iout1
+ Iout2
2
Iout,R
s

G2m 4KT (R s + RLg + Rg ) + KT γgdo
F=
G2m 4KT R s

F =1+

RLg Rg
γgdo
+
+
Rs
R s 4G2m R s
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(1.44)

(1.45)

(1.46)

F =1+

RLg Rg
ωo
+
+ γgdo R s ( )2
Rs
Rs
ωT

(1.47)

where γ is around 2/3 for long channel. Note that γ value is relatively higher in sub-micron
technology, typically [11]. Expression (1.47) is used in this thesis to formulate the design
methodology.
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Reconfigurable LNAs

2.1 Introduction
Over the past few years, proliferating demand for wireless local-area networks(WLAN’s)
has stimulated the introduction of new WLAN standards to meet various application requirements [6]. If each frequency band is to be implemented with one set of special hardware, area would be large, as a result the total cost would turn out to be too expensive. As,
multiple sets of hardware in parallel would be needed to provide access for each frequency
band of operation. Furthermore, predicaments faced in designing a reconfigurable multiband LNA primarily arose from the fact that it has to dispense diﬀerent functions such as
input impedance matching at diﬀerent operating frequency standards, low noise figure, sufficient power gain and adequate linearity. Further arduousness is reciprocal reliance of all
these functions. As a result, many accommodations should be done to obtain decent overall
accomplishment of required specifications.
One of the technical deadlocks in realizing a multi-standard receiver is realization of
a low-noise amplifier as it is an essential module in the receiver chain. Its primary function
is amplification of the received signal from an antenna with as little ’self added noise’ as
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possible [6].

2.2 Prior Work on Reconfigurable LNAs
Many eﬀorts were put into the design of reconfigurable low-noise amplifiers so far. An
approach using common drain amplifier was discussed [12]. Here reconfigurability is
achieved as follows. The design is tuned by changing the value of the inductor Lg . This is
achieved by employing an amplifier to provide the necessary scaling for the inductor Lg as
shown in Fig. 2.1. The input impedance can be expressed as following [12].

ZinA =

jωLg
RA
+
+ ZLNA
1 + gm(Ms 1) RA 1 + gm(Ms 1) RA

(2.1)

As shown in Fig. 2.1, in the above expression (2.1), the scaling factor 1 + gm(Ms 1) RA
can be nicely exploited to scale the inductance of Lg . Where gm(Ms1 ) is the transconductance
of the transistor M s1 . The capacitor Cc is chosen to be large so that it acts as short at high
frequencies and the inductor RFC is chosen to be large so that it acts as a open circuit at high
frequencies. RA is the resistance of transistor MA biased such that it operates in the triode
region, whose resistance value can be controlled by the gate-source voltage. Therefore,
by tuning the transistor MA gate voltage the inductance eﬀective value can be tuned and
the operating frequency can be changed at which the real input impedance equals to the
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Figure 2.1: Tunable floating inductor architectures based on a common drain configuration
[12].
required value. Here the limiting factor is that tuning cannot be performed to achieve broad
range of frequency coverage, which is a bottle neck in this particular implementation.
So far many contributions were made to bring about reconfigurable dual-band LNA’s
by switching capacitors [13], [14], and switching inductors [15], [16]. Nevertheless, most
of the designs still need additional passive components to provide the required dual band
operation. An approach was presented in [17], with reduced number of inductors to achieve
continuous reconfigurability but within a narrow bandwidth. The proposed approach in
this thesis can achieve discrete reconfigurability over a significant wide range. In general,
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reconfigurability in any design can be adopted through tuning. Though both discrete and
continuous tuning techniques [18] [19] [20] [21] can be used to meet the requirement,
discretely tuned design strategies have drawn more attention than the continuously tuned
ones owing to the fact that the former designs can be easily reconfigured by means of
switching (ON/OFF) passive components

2.3 Proposed Design: A Dual-Band Reconfigurable LNA
for Multi-Standard Receiver using 90 nm CMOS Technology
The proposed reconfigurable dual band LNA design as shown in Fig. 2.2 uses an inductively degenerated cascode topology with LC tank band pass filter to allow a good trade-oﬀ
between high gain, low noise, and low power consumption [6], [22]. Reconfigurability in
the design is achieved through switching and modulating the transconductance of M1 . This
thesis primarily focuses on the design methodology of a CMOS LNA for reconfigurable
front-end architectures. A unique circuit topology for the reconfigurable dual-band LNA
operating at 1.575 or 2.4-GHz is presented. With the proposed design technique, the required LNA performance can be achieved at diﬀerent frequency bands with a potentially
reduced hardware cost.

25

Figure 2.2: Schematic of the Proposed Reconfigurable Dual Band LNA.

2.3.1 Design Description of Reconfigurable LNA.
The complete schematic of the proposed design is shown in Fig. 2.2. A cascode amplifier
is built by M1, M1C and M2, M2C, respectively. M1C and M2C are used for decoupling
input and output signals, increasing the output impedance and the reverse isolation. To
minimize Miller input capacitance eﬀect, M1C and M2C are chosen to be the same as M1
and M2 (same geometry), respectively [6]. In this design, the capacitors C1 and C2 are
chosen to achieve dual band operation and to decouple the LNAs power gain from noise
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[23]. Same bias voltage Vbias is given for both M1, M2. The proposed design has the ability
to operate in two modes of operations 1.575 GHz, called from now on as lower band and
2.4 GHz, called from now on as upper band. Mode of operation can be easily set through
switching. Complete design methodology for reconfigurable operation is described in the
following sub-sections.

2.3.2 Design Operation at Higher Band (2.4 GHz) Mode

Figure 2.3: Simplified small signal model of the proposed LNA.

By default, the design starts to operate at 2.4 GHz when Vc in Fig. 2.2 is set to 0
V. Switches S1, S2 and S3 are OFF. Capacitors C1 , Ctank2 and transistors M2 and M2C
are floating. The simplified small signal equivalent model is shown in Fig. 2.3, where
Ct1 = C1 + Cgs1 and R p is the equivalent output resistance at resonance. As the LNA input
impedance is fixed, the design procedure is adopted from the well-known input matching
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technique [24]. The input impedance at the higher operating frequency ωH can be expressed
without much loss of generality by (2.2). The gate resistance is neglected to simplify the
analysis.
The input impedance in Fig. 2.3 takes the form of a series-resonant network

Zin,H





(gm1 )L s
1

=
+ j ωH (L s + Lg ) −
C1 + Cgs1
ωH (C1 + Cgs1 )

(2.2)

To provide a resistive or real input impedance of 50 Ω, the imaginary part in (2.2)
must be set equal to zero as (2.3) at the higher band operating angular frequency ωH .

ωH (L s + Lg ) +

1
=0
ωH (C1 + Cgs1 )

(2.3)

1
1
ωH = √
= √
Lt C t
(L s + Lg )(C1 + Cgs1 )

(2.4)

Lt = Lg + L s

(2.5)

Ct1 = C1 + Cgs1

(2.6)

2
Cgs1 = Cox Wopt L
3

(2.7)

where,

gm1 =
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2ID
Vov

(2.8)

Zin,H =

(gm1 )L s
(gm1 )L s
=
= 50Ω
C1 + Cgs1
Ct1

(2.9)

The power constrained optimized width for M1 can be estimated in (2.10) [25] [22].

Wopt ≈

1
3ωH LCox R s

(2.10)

The transistor M1 length, L is chosen to be the minimum possible channel length to
get a minimum noise figure [22]. Cox is the gate oxide capacitance per unit area. The
real impedance is set equal to 50 Ω as indicated in (2.9) by carefully choosing the related
values as follows. Once the Wopt , power constrained transistor width is chosen, the total
gate source capacitance Cgs1 and the transconductance gm1 are found. The degeneration
inductance L s can be obtained from bond wire as it is unpreventable in packaging. The
design assumes a typical value for L s in the order of 0.5 to 1 nH [6]. Now C1 and Lg can be
found from (2.9) and (2.16).

ωH = √

1
(LD )(Ctank1 + C LOAD )

(2.11)

The center frequency of the output LC tank circuit is given by (2.11). In this mode,
LD is resonated with Ctank1 , C LOAD and the parasitic capacitance present at the output node.
C LOAD eﬀectively represents the total capacitance of the load. Ctank1 is chosen to get an
additional degree of freedom for tuning the design to operate at the required frequency.
Optimum value for LD is chosen to meet the minimum area constraint. Therefore, in this
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case the parasitic resistance R p of the inductor decreases, implying a reduction in the LNA
gain. The gain of the circuit is given by (2.12) [9]

gain = (gm1 )QR p

(2.12)

Where Q is the quality factor of the input series resonant circuit formed by Ct1 , Lg and L s
shown in Fig. 2.3. R p is the parasitic resistance of the inductor, gm1 is the traansconductance
of transistor M1

2.3.3 Design Operation at Lower Band (1.575 GHz) Mode
For the lower band selection Vc is set to VDD . The simplified small signal equivalent model
is shown in Fig. 2.4 Switches S1, S2 and S3 are turned ON. Capacitors Ctank2 and C2 , transistors M2 and M2C are enabled to shift the frequency of operation. The input impedance
at this lower operating angular frequency ωL gets transformed from (2.2) to (2.13). Also
(2.4), (2.9) and (2.11) now become (2.15), (2.17) and (2.18), respectively.

Zin,L




(gm1 + gm2 )L s
1


=
+ j ωL (Lt ) −
Ct + C2 + Cgs2
ωL (Ct1 + C2 + Cgs2 )

(2.13)

where,
Lt = Lg + L s

ωL = √

1
Lt (Ct2 )
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(2.14)

(2.15)

Figure 2.4: Simplified small signal model.

Ct2 = Ct1 + C2 + Cgs2
(gm1 + gm2 )L s
= 50Ω
Ct2

(2.17)

1
(LD )(Ctank1 + Ctank2 + C LOAD )

(2.18)

Zin,L =

ωL = √

(2.16)

gm2 = Kn W2 ES AT

(2.19)

Where, Kn and W2 in (2.19) are the gain factor and width of the transistor M2, respectively.
And ES AT is the electric field strength [22].

2
Cgs2 ≈ W2 LCox
3
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(2.20)

With (2.13), (2.15), (2.17) and (2.18) as primary governing equations, design approach is
as follows. The value of C2 + Cgs2 can be obtained from (2.15) as Lt , Ct and ωL are known
values. Therefore, the required additional transconductance gm2 in (2.17) can be obtained.
However, gm2 found by (2.17) can also be expressed as (2.19). From (2.19), width W2 of
the transistor M2 can be found. Using the width W2 , Cgs2 can be obtained by (2.20). As
Cgs2 is obtained, C2 can be determined using (2.15).
The beauty of the design lies in the following specific conclusions. The total capacitance at the input end increases from Ct1 to Ct1 +C2 +Cgs2 in (2.16). Careful examination of
(2.17) tells that the transconductance also gets increased by the amount gm2 . Thereby, giving the flexibility to set the real part of Zin,L to 50 Ω . The MOS switches S1, S2 and S3 are
optimized such that they do not eﬀect the noise figure and other performance parameters
too much [17].
In this mode, Ctank2 is obtained accordingly from (2.18) to change the output operating
frequency. The frequency of operation is switched from high to low (2.4 GHz to 1.5 GHz).
The design is optimized at 1.575 GHz.

2.4 ADS RFIC Dynamic Dink
RFIC analysis is relatively easier using Advanced Design System (ADS). The first step is
to create a schematic of the reconfigurable LNA in Cadence. The next step is to create a
symbol and then export it to ADS via RFIC Dynamic link. Once the symbol is transferred
the process model files should be added.
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Flow chart of the overall simulation flow using Dynamic link is shown in the following
Fig. 2.5
Start

Proposed design is initially implemented in Cadence with every
component value set as a variable

NO

RFIC Dynamic link is established from Cadence to ADS

Once the link is established the
simulation platform now becomes
ADS and the design is instantiated as a cell from Cadence

Check if noise
figure, S11 and
other LNA design
related constraint’s
are consistent with
respect to both the
platforms Y/N ?

Estimate the width and all
other required component
values with the aid of ADS

Export all the component values
obtained from ADS to Cadence

Simulate the final
design in Cadence
Figure 2.5: Flow chart of the overall simulation flow using Dynamic link.
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YES

Stop

The simulation sources and all other ports are then used from ADS and then the design is
optimized to obtain the component values for all the components as shown in the Fig. 2.6.

Figure 2.6: ADS simulation set up using LNA symbol exported from Cadence via RFIC
Dynamic link.

Once the component values are obtained in ADS with the desired simulation results,
the design is simulated again in Cadence to check for discrepancies, if any. But the simulation results obtained using ADS tools are consistent with the Cadence tools. The integration
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of both these tools (ADS, CADENCE) is based on Inter Process Communication. This provides with many dynamic capabilities such as, RF simulation and analysis via ADS while
maintaining the transistor-level hierarchy information in the Cadence database itself [26].
The final design schematic implemented in 90nm CMOS technology is shown in Fig.
2.7.
Note: Body connections for the MOSFET’s was not shown in the figure for better clarity
of the design.

Figure 2.7: Final implemented LNA design in Cadence 90nm CMOS Technology.
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2.5 Simulation Results of Reconfigurable LNA
The design simulations were carried out using Spectre RF from Cadence design suite. As
power dissipation and area are chosen to be the primary constraints of the design. Width of
the transistors was limited by (2.10). Therefore, transconductance obtained was relatively
small which limited the power gain. Also optimum value for LD is chosen to meet the minimum area constraint. Therefore, in this case the parallel parasitic resistance R p decreases,
again implying a reduction in the output power or equivalently in the LNA power gain. Fig.
(2.8) represents the Bode plot of the power gain simulated for both configurations. The design exhibits a power gain of 11.2 dB and 12.4 dB at lower and upper bands, respectively.
The -3 dB bandwidth is 561 MHz and 516 MHz for lower and upper bands, respectively.

Figure 2.8: Simulated gain over two frequencies 1.575 GHz and 2.4 GHz
Plots of input return loss (S11) for both bands are shown in Fig. 2.9. The design
exhibits input power loss of -25.26 dB and -21.4 dB at lower and upper bands, respectively.
S11 remained well below -15 dB for entire -3 dB bandwidth for both standards.
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Figure 2.9: Simulated S11 over two frequencies 1.575 GHz and 2.4 GHz
The simulated plot in Fig. 2.10 shows that the lower band achieves 3.4 dB of noise
figure and upper band of 2.9 dB noise figure. The power consumption turned out to be 8.9

Figure 2.10: Simulated Noise Figure over two frequencies 1.575 GHz and 2.4 GHz

mW and 4.68 mW for a 1.2 V power supply for lower and higher frequency bands, respectively. Third-order input intercept points were obtained by considering 10 MHz signal as
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Table 2.1: COMPARISION BETWEEN THE PROPOSED DESIGN AND OTHER RELATED DESIGNS
Ref

This work

Ref. [11]

Ref. [12]

Tech

90 nm

0.18 µm

FREQ(GHz)

1.575
2.4

1.575
2.4

Gain(dB)

11.2
12.4

10.47
11.17

S11(dB)

-25.26
-21.4

N/A
N/A

NF(dB)

3.4
2.9

3.21
3.21

IIP3(dBm)

-3.12
-2.137

1.62
1.16

Supply(V)

1.2

1.8

1

N/A

Pdc(mW)

8.9
4.68

33.3

28.5
25.3
30.5

26.5
18.8

90 nm
2.04
2.44
2.44
>20.6*
>16.2*
>22.3*
<-7.9*
<-10*
<-12.4*
1.73
1.77
1.64
-0.15
-0.6
-3.3

Ref. [13]
0.18 µm
0.9
2
12.9
12.4
-14.5
-17.2
2.55
2.3
N/A
N/A

* Measured at the operating bandwidth.

interferer for both bands. IIP3 of -3.12 dBm and -2.137 dBm was noted for lower and upper
bands. The performance of the dual-band LNA is summarized and compared with other
related works in Table 2.1. Which shows the proposed dual-band LNA is very competitive
in all aspects, especially power consumption.
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A Simple and Eﬃcient SPICE Based
Design Methodology for LNA Design

3.1 Introduction
A simple design methodology for designing a LNA is developed by which size of MOS
transistors and passive components can be computed orderly. A conventional cascode LNA
structure in Fig. 3.1 is used to demonstrate the idea. The proposed methodology also
provides a systematic approach to contemplate the trade-oﬀs involved in the design of
the LNA block. The most principal recognizable trade-oﬀ exists between LNA power
consumption and noise figure (NF). Although noise figure being the primary consideration
in an LNA design, for some applications it is not recommended to have a very low noise
figure at the cost of very high power dissipation. For such applications, an approach which
aids in wisely choosing the component values is presented.
The primary advantage of the proposed methodology is simple and eﬃcient to design
compared to other existing design methods [27] [28]. But this design neglects the consideration of the gate induced noise based on the fact that it is very minimal at the operating
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Figure 3.1: Simplified Schematic of the conventional LNA.
frequencies considered.

3.2 Proposed Design Methodology of LNA
3.2.1 Choice of operation region
CMOS devices in saturation can be utilized in weak, moderate, or strong inversion. Each
region of operation exhibits diﬀerent expressions for transconductance (gm ) and drain current (Id ) as a function of Vgs . Weak inversion oﬀers large power eﬃciency (gm /ID) but slow
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speed or low operating frequency, and strong inversion oﬀers fast speed or high operating
frequency but lower gm /Id , relatively. Moderate inversion oﬀers the best compromise between achieving reasonable gm /Id and reasonable speed [29] [30] [31]. Which region of
operation to choose is purely a designer’s choice based on the application. Best suitable
region of operation can be elegantly chosen if one can employ directly SPICE values to
calculate the critical design parameters due to the complexity of the device model in encompassing these three operating regions. The proposed design strategy follows a methodology in which LNA oriented performance metrics are directly generated with the help of
SPICE based plots using Cadence EAD tools.

3.2.2 Selection of design variable and design flow chart
For a LNA design, the key measured parameter is noise figure given by expression (3.1)
for the chosen configuration [7].

F =1+

RLg Rg
ωo
+
+ γgdo R s ( )2
Rs
Rs
ωT

(3.1)

Where, gate resistance of the MOSFET (M1) from Fig. 3.1, is represented by Rg , the input
source resistance is represented by R s and RLg is the parasitic resistance of the inductor Lg .
Where γ is around 2/3 for long channel. Note γ value is higher than that in sub-micron
technology [11].
It is clearly shown in expression (3.1) that ωT , angular transit frequency, is a critical
design metric for noise figure. To obtain acceptable noise levels, choose a cut oﬀ frequency
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which is 10 times that of the operating frequency ( ft =10* fo ) [29]. ft is defined as (3.2)
[9].

ft =

gm
2π(2 ∗ Cgd + Cgs )

(3.2)

Here, Cgd is the gate to drain and Cgs is the gate to source input capacitance of M1
in Fig. 3.1. And 2*cgd is the Miller equivalent gate to drain capacitance for a cascode
configuration common source amplifier with gain of -1 [8].
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The flow chart shown in Fig. 3.2 depicts the overall design flow.
Start

Performance metrics are
plotted with respect to the
gate-source voltage (Vgs)

Choose an appropriate
value for cut oﬀ
frequency (ft)

For two chosen values of ft,
input capacitance, transconductance, drain current and
gate-source bias voltage are noted

NO

Check if noise figure
and power constraint’s
are met Y/N ?

Hand analysis to SPICE transition
with the aid of above values

Estimate the width and all other
required component values with
the aid of direct SPICE plots

Simulate the final design
Figure 3.2: Flow chart of the overall design flow.
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Stop

As shown in Fig. 3.3 the proposed strategy of designing the LNA follows a methodology in which LNA oriented performance metrics such as transit frequency ( ft ), the total
eﬀective input capacitance (cgs + 2 ∗ cgd ) observed by the input signal, the transconductance
(gm ) and the drain current (ID) are plotted with respect to the gate-source voltage (Vgs) as
in Fig. 3.3.

Figure 3.3: Design metrics plotted with respect to Vgs

These plots in Fig. 3.3 are generated once and then used throughout the design process. As these plots are technology specific and are direct result of the Spice model files
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there should not exist any discrepancy between calculated and simulated values. The advantage of this design metrics plot based methodology is that it aids in transition from
hand analysis to SPICE without incorporating uncertainties [29]. Primary reason being the
incorporation of the direct relevant simulation data into the design process.

Figure 3.4: Power eﬃciency(gm /Id), gm and ft (speed) Profile with respect to Vgs

It is clear from the plots that ft increases with the increase in gate to source voltage
which can result in a minimal noise figure. But high ft also demands more transconductance
(gm ). Power Eﬃciency(gm /ID), gm and ft (speed) Profile can be observed in Fig. 3.4. It can
be seen that high ft values have low power eﬃciency gm /ID, i.e gm resulting from a unit
bias current invested is very poor. As the designer is aware of the operating frequency ωo ,
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its relatively easy to choose an appropriate ωT which results in an acceptable noise figure
basing on the design specifications.
The basic idea is to design the LNA which can exhibit good transconductance or power
eﬃciency (gm /ID) without consuming much bias current (ID) and without introducing large
Cgs, so that it has suﬃcient transit frequency ( ft ) as already discussed.
In the proposed design methodology ’ ft ’ is the critical parameter used for choosing
the width of the transistors. Recall the noise figure is directly related to ft given by (3.1). ft
is the critical parameter that let’s us trade power eﬃciency (gm /ID) for noise performance.
So the value for ft is to be chosen with careful consideration.

3.2.3 Proposed design procedure exmple
SPECIFICATIONS
• Power= 6 mW
• VDD= 1.2 V
• Operating Frequency fo = 2.4 GHz
• Noise Figure ⩽ 3 dB
Design step 1:

The input impedance can be readily analyzed from Fig. 3.5 as (3.3). The input circuit takes the form of series resonant circuit and the input impedance is purely real at the
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Figure 3.5: Schematic of the conventional LNA input stage.
resonant frequency.




(gm )L s
1

Zin =
+ j ωo (L s + Lg ) −
2 ∗ Cgd + Cgs
ωo (Cgd + Cgs )

(3.3)

To provide a resistive or real input impedance of 50 Ω, the imaginary part of the
expression (3.3) must be set equal to zero as (3.4) at the operating angular frequency ωo .

ωo (L s + Lg ) +

1
=0
ωo (2 ∗ Cgd + Cgs )

(3.4)

Design step 2:

The design starts following the provided specifications by constraining DC bias cur-
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rent to 5 mA to limit the power dissipation to 6 mW. Initially the following design metrics
are plotted with respect to gate-source voltage, Vgs as in Fig. 3.3:

• Transit or Cut oﬀ frequency ωt ,

ωt =

gm
(2 ∗ Cgd + Cgs )

(3.5)

• Transconductance gm ,
• Total eﬀective input capacitance (2 ∗ Cgd + Cgs )
• Drain current Id.
width is chosen to be 10 um and length is chosen to be the minimum (100nm) for all
the parameters.
Note: Design assumes that following are the values for a single finger and the width of the
single finger is 10 um as mentioned above.
From Fig. 3.3. It can be noticed that we have the following values for the above
considered design metrics.
The design methodology starts with setting the angular transit frequency ωt ( ω= 2πf)
equal to 10 times the ωo as already discussed above, which will satisfy the noise requirements, optimally.
ωt = 10ωo
ωo =2π2.4 GHz
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Design Metrics
Input capacitance (Cgs + 2 ∗ Cgd) f
Transconductance (gm f )
Drain current (Id f )
Gate-source bias voltage (Vgs)
Source inductance (L s )
gate inductance (Lg )
width of M1

Transit Frequency( ft )
ft =5 GHz ft =24 GHz
8.47 fF
9.3975 fF
266.21 uS
1.41 mS
13.44 uA
101.9 uA
437.25 mV 557.64 mV
331.57 pH 331.57 pH
10.35 nH
9.2 nV
435 um
490 um

Table 3.1: Design metrics at the lower (5 GHz) and higher (24 GHz) transit frequencies

ωt =2π24 GHz

Zin =

(gm )L s
= (ωt )L s = 50Ω
(2 ∗ Cgd + Cgs )

(3.6)

50Ω
= 331.57pH
(ωt )

(3.7)

Ls =

This gives the value of L s as the ωt is fixed for 2π24 GHz
Design step 3:

As the power is a principal constraint the total width which allows the required amount
of dc bias current can be calculated as follows. For instance here, the LNA is allowed to
conduct only 5 mA of current then the scaling factor (n) for obtaining total width, which is
referred as number of fingers from now on can be obtained as follows:

numbero f f ingers(n) =

5mA
5mA
=
= 49
ID f
13.44uA

(3.8)

The total width required by the device (M1) can be easily obtained now by the follow-
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ing expression. As ID f is the current conducted in 10 um width.

width = number

of

f ingers(n) ∗ 10um = 490um

(3.9)

In this configuration the input resonance frequency is set by the gate inductance Lg ,
source inductance L s and the total Input gate capacitance (Cgs + 2 ∗ Cgd ). The total Input
gate capacitance (Cgs + 2 ∗ Cgd ) can be calculated as follows.

(cgs + 2 ∗ cgd) = number

of

f ingers(n) ∗ (cgs + 2 ∗ cgd) f = 461.2 f F

(3.10)

Once the total equivalent input gate capacitance is calculated the total inductance Lt
which gives the required tuning at resonance can be obtained as follows.

1
1
= √
= 2π2.4GHz.
ωo = √
(Lt )(2 ∗ Cgd + Cgs )
(L s + Lg )(2 ∗ Cgd + Cgs )

(3.11)

Here, Lt = Lg + L s

Lt =

1
= 9.53nH
(2 ∗ Cgd + Cgs )(2π2.4GHz)2
Lg = Lt − L s = 9.2nH

(3.12)

(3.13)

Design step 4:

The output inductance value for LD can be chosen by calculating the total capacitance
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value at the output node as in (3.15)

1
ωL = √
(LD )(C parasitics + C LOAD )
LD =

1
(C parasitics + C LOAD )(2π2.4GHz)2

(3.14)

(3.15)

Choosing an appropriate value for ft is very critical in this methodology which will
be clearly evident now. similar design approach is followed and ft is chosen to be 5 GHz
instead of 24 GHz. It is obvious from the TABLE. 3.1 that the drain current is scaled almost
by a factor of ten resulting in a drastic decrease in the DC power dissipation . By allowing
1 dB increase in the noise figure power is decreased almost by a factor of 10. If the noise
figure specification is clearly known prior to the designer then the ft needed to maintain that
noise figure can be easily obtained from the expression (3.15) and rest of the design follows
similar approach detailed above. Choosing a large ft t than what is needed means simply
to dissipate more power than what is needed. This design principle is aimed at optimally
choosing the required ft needed to meet the design specifications.

3.3 Simulation Results of LNA
The design simulations were carried out using Spectre RF from Cadence design suite. The
design exhibits a power gain of 26 dB and 12.4 dB at lower and upper ft , respectively. The
-3 dB bandwidth spans to 500 MHz and 516 MHz for the lower (5 GHz) and higher (24
GHz) transit frequencies, respectively.
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Plots of input return loss (S11) for both lower and upper ft are shown in Fig. 3.6 and
Fig. 3.7. The design exhibits input power loss of -26.63 dB and -32.57 dB atthe lower (5
GHz) and higher (24 GHz) transit frequencies, respectively. S11 remained well below -26
dB for entire -3 dB bandwidth for both standards.

Figure 3.6: Noise Figure and s11 plot for lower ’ ft ’.

The simulated plot’s in Fig. 3.6 and Fig. 3.7 shows that the lower ft design achieves
2.48 dB of noise figure and higher ft of 1.56 dB noise figure.
The power consumption turned out to be 600 uW and 6 mW for a 1.2 V power supply
for lower and higher ft designs, respectively. The 1 dB compression point of -3.12 dBm
and -2.137 dBm was noted for the lower (5 GHz) and higher (24 GHz) transit frequencies,
respectively.
The performance of both the designs is summarized in TABLE 3.2. Which encompasses the trade oﬀ involved between power dissipation and noise figure. Approximately
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Figure 3.7: Noise Figure and s11 plot for higher ’ ft ’.
Performance Characteristics
Input frequency
Supply voltage
DC power dissipated
Noise Figure
S11
Gain
1 db compression point

Transit Frequency( ft )
ft =5 GHz
ft =24 GHz
2.4 GHz
2.4 GHz
1.2 V
1.2 V
600 uW
6 mW
2.48
1.56
-26.63 dB
-32.57 dB
20.3 dB
26 dB
-2.137 dBm
-3 dBm

Table 3.2: Performance Characteristics at the lower (5 GHz) and higher (24 GHz) transit
frequencies

1 dB improvement in noise figure demands around 5 mW of power under the given bias
conditions. So appropriate choice of the transit frequency basing on the given specification
can lead the designer to obtain a optimum design in terms of power dissipation. The design
strategy in itself is very simple and gives better insight into the design methodology.
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Conclusions and future work

4.1 Conclusions
A reconfigurable dual band LNA was designed to operate in 1.575 GHz and 2.4 GHz frequency bands. This design methodology is straightforward and it can be extended to other
standards of operation. Due to the fact that the inductors are reused, the total design area
would be relatively minimized as inductors generally requires a large fraction of chip area
compared to transistors and capacitors. The LNA presented has the ability to operate in
1.575 GHz and 2.4 GHz frequency bands by simply enabling or disabling the control voltage Vc while avoiding any tuning mechanism at the input stage. Interesting aspect of the
design is, the bias voltage VBias is same for both the transistors. Therefore, it does not need
additional bias circuitry except for VBias .
The reconfigurable dual-band LNA can be tuned to operating frequency of either 1.575
GHz for global positioning system (GPS) or 2.4GHz for WLAN 802.11b standards. The
simulated results performed power gain of 11.2 dB and 12.4 dB, and noise figure of 3.4
dB and 2.9 dB, an input return loss(S11) of -25.26 dB and-21.4 dB and a third-order input
intercept point of -3.12 dBm and -2.137 dBm and the design dissipates 8.9 mW and 4.68
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mW of power at 1.2 V power supply at the two frequency bands 1.575 GHz and 2.4 GHz,
respectively.
Also a new approach is proposed for designing the LNA, which can guide the designer in obtaining a low power design with acceptable noise figure along with a good
input impedance matching by investing very little design time. This design methodology
is straightforward and it can be extended for other designs also. Using the presented approach, the feasibility in designing LNAs has been proven by simulations. The simulated
results for the two designs with operating frequency band of 2.4 GHz performed power
gain of 26 dB and 20.3 dB, and noise figure of 1.5 dB dB and 2.48 dB, an input return loss
(S11) of -32.57 dB and -26.63 dB and the 1 dB compression point of -3.12 dBm and -2.137
dBm and the design dissipates 6 mW and 600 uW of power at 1.2 V power supply at the
lower (5 GHz) and higher (24 GHz) transit frequencies, respectively.
The SPICE based design methodology is more intuitively appealing and gives better
insight into the design compared to the design technique used in reconfigurable LNA. It
involves the designer to directly work with the design based parameters without involving
any discrepancy between hand based analysis and simulation results.

4.2 Future work
• With respect to the reconfigurable LNA design, a variable capacitor at the input side
can be potentially employed to extend the number of frequency standards.
• In the SPICE based LNA design methodology, a generalized expression could be
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developed which gives a direct relationship between the noise figure and the cut-oﬀ
frequency.
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